H. Ahmadian and R. Obermaisser, Time-Triggered Extension Layer for On-Chip Network Interfaces in Mixed-Criticality Systems, 2015 Euromicro Conference on Digital System Design, pp.693-699, 2015.

M. Abdullah, A. Faruque, and J. Henkel, Transaction Specific Virtual Channel Allocation in QoS Supported On-chip Communication, Proceedings of the IEEE International Conf on Applicationspecific Systems, Architectures and Processors, pp.48-53, 2007.

M. Abdullah, A. Faruque, and J. Henkel, Minimizing Virtual Channel Buffer for Routers in On-chip Communication Architectures, Proceedings of the Design Automation and Test Europe Conference (DATE, pp.1238-1243, 2008.

K. N. De-andrade, J. F. Hodel, A. M. Justo, M. M. Lagan, Z. Santos et al., Analytical and Experimental Performance Evaluations of CAN-FD Bus, IEEE Access, vol.6, pp.21287-21295, 2018.

E. Bini and G. C. Buttazzo, Measuring the performance of schedulability tests. Real-Time Systems, vol.30, pp.129-154, 2005.

M. Bozga, S. Graf, and L. Mounier, IF-2.0: A Validation Environment for ComponentBased Real-Time Systems, Proceedings of the 14th International Conference on Computer Aided Verification (CAV '02), pp.343-348, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00357518

M. Bozga, S. Graf, I. Ober, and J. Sifakis, The IF toolset. In Formal Methods for the Design of Real-Time Systems. International School on Formal Methods for the Design of Computer, Communication and Software Systems, Lecture Notes in Comput. Sci, vol.3185, pp.237-267, 2004.
URL : https://hal.archives-ouvertes.fr/hal-00361307

A. Burns, System Mode Changes-General and Criticality-Based, Proceedings of the 2nd workshop on Mixed Criticality Systems (WMC), pp.3-8, 2014.

A. Burns and R. Davis, Mixed criticality systems-a review, vol.9, 2017.
DOI : 10.1109/tc.2018.2831227
URL : http://eprints.whiterose.ac.uk/130366/1/08352522.pdf

A. Burns, J. Harbin, and L. S. Indrusiak, A Wormhole NoC Protocol for Mixed Criticality Systems, Real-Time Systems Symposium (RTSS), 2014.

Y. Chen, W. Su, P. Hsiung, Y. Lan, Y. Hu et al., Formal modeling and verification for Network-on-chip, The 2010 International Conference on Green Circuits and Systems, pp.299-304, 2010.

M. Dridi, M. Lallali, S. Rubini, F. Sepúlvedasep´sepúlveda, J. Singhoff et al., Modeling and Validation of a Mixed-Criticality NoC Router Using the IF Language, 10th International Workshop on Network on Chip Architectures (NoCArc), 2017.
URL : https://hal.archives-ouvertes.fr/hal-01713333

M. Dridi, S. Rubini, F. Singhoff, and J. Diguet, DTFM: a Flexible Model for Schedulability Analysis of Real-Time Applications on NoC-based Architectures, 4th IEEE International Workshop on Real-Time Computing and Distributed systems in Emerging Applications (REACTION, pp.43-49, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01497856

R. Ernst and M. D. Natale, Mixed Criticality Systems A History of Misconceptions?, IEEE Design Test, vol.33, pp.65-74, 2016.

A. Esper, G. Nelissen, V. Nélis, and E. Tovar, How Realistic is the Mixed-criticality Real-time System Model, Proceedings of the 23rd International Conference on Real Time and Networks Systems (RTNS '15), pp.139-148, 2015.

S. Gholami and H. S. Sarjoughian, Modeling and Verification of Network-on-chip Using constrained-DEVS, Proceedings of the Symposium on Theory of Modeling & Simulation (TMS/DEVS '17), vol.12, 2017.

K. Goossens, J. Dielissen, and A. Radulescu, AEthereal network on chip: concepts, architectures, and implementations, IEEE Design Test of Computers, vol.22, pp.414-421, 2005.

P. Graydon and I. Bate, Safety Assurance Driven Problem Formulation for Mixed-Criticality Scheduling, Proceedings of the Workshop on Mixed-Criticality Systems, pp.19-24, 2013.

L. Soares-indrusiak, A. Burns, and B. Nikoli, Analysis of buffering effects on hard realtime priority-preemptive wormhole networks, 2016.

L. Soares-indrusiak, J. Harbin, and A. Burns, Average and Worst-Case Latency Improvements in Mixed-Criticality Wormhole Networks-on-Chip, Proceedings of the 27th Euromicro Conference on Real-Time Systems (ECRTS), pp.47-56, 2015.

, A:38

M. Dridi,

K. Jain, K. Sandeep, A. Singh, A. J. Majumder, and . Mondai, Problems encountered in various arbitration techniques used in NOC router: A survey, 2015 International Conference on Electronic Design, pp.62-67, 2015.

K. Jetly, Experimental Comparison of Store-and-Forward and Wormhole NoC Routers for FPGAs, 2013.

N. Kavaldjiev, J. M. Gerard, P. G. Smit, and . Ja-nsen, A virtual channel router for on-chip networks, IEEE International SOC Conference, 2004.

S. Liu, Z. Lu, and A. Jantsch, Highway in TDM NoCs, Proceedings of the 9th International Symposium on Networks, 2015.

S. Ma, L. Huang, M. Lai, and W. Shi, NETWORKS-ON-CHIP From implementation to programming paradigms, 2014.

I. Miro-panades, F. Clermidy, P. Vivet, and A. Greiner, Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture, Proccedings of the second ACM/IEEE International Symposium on Networks-on-Chip, pp.139-148, 2008.
URL : https://hal.archives-ouvertes.fr/hal-01299217

F. Moraes, N. Calazans, A. Mello, L. Muller, and L. Ost, HERMES: an infrastructure for low area overhead packet-switching networks on chip, Integration, the VLSI Journal, vol.38, pp.69-93, 2004.

C. Pagetti, D. Saussié, R. Gratia, E. Noulard, and P. Siron, The ROSACE case study: from Simulink specification to multi/many-core execution, Proceedings of the 20 th International Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE, pp.309-318, 2014.

A. Vinitha, A. Palaniveloo, and . Sowmya, Application of Formal Methods for System-Level Verification of Network on Chip, IEEE Computer Society Annual Symposium on VLSI, pp.162-169, 2011.

M. Panic, C. Hernandez, E. Quinones, J. Abella, and F. J. Cazorla, Modeling High-Performance Wormhole NoCs for Critical Real-Time Embedded Systems, 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS, pp.1-12, 2016.

M. Paulitsch, O. M. Duarte, H. Karray, K. Mueller, D. Muench et al., Mixed-Criticality Embedded Systems-A Balance Ensuring Partitioning and Performance, Euromicro Conference on Digital System Design, pp.453-461, 2015.

D. Rahmati, S. Murali, L. Benini, F. Angiolini, G. De-micheli et al., Computing Accurate Performance Bounds for Best Effort Networks-on-Chip, IEEE Trans. Comput, vol.62, issue.3, pp.452-467, 2013.

M. S. Santos and R. , Error detection method for the ARINC429 communication, 2018 IEEE 19th Latin-American Test Symposium (LATS). 1-6, 2018.

M. J. Seplveda, M. Strum, and W. Chau, Performance Impact of QoSS (Quality-of-Security-Service) Inclusion for NoC-based Systems, 17th IFIP/IEEE International Conference on Very Large Scale Integration, pp.12-14, 2009.

Z. Shi, Real-Time Communication Services for Networks on Chip, 2009.

Z. Shi and A. Burns, Real Time Communication Analysis for On-Chip Networks with Wormhole Switching, Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip (NOCS, pp.161-170, 2008.

Z. Shi and A. Burns, Real-Time Communication Analysis with a Priority Share Policy in OnChip Networks, Proceedings of the 21st Euromicro Conference on Real-Time Systems (ECRTS), pp.3-12, 2009.

F. Singhoff, J. Legrand, L. Nana, and L. Marcé, Cheddar: a flexible Real-Time Scheduling Framework, ACM SIGAda Ada Letters, vol.24, issue.4, pp.1-8, 2004.

K. Tindell and J. Clark, Holistic schedulability analysis for distributed hard real-time systems, Microprocessing and microprogramming, vol.40, pp.117-134, 1994.

S. Tobuschat, P. Axer, and R. Ernst, IDAMC: A NoC for mixed criticality systems, 19th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2013.

, IEEE, pp.149-156

S. Tobuschat and R. Ernst, Efficient Latency Guarantees for Mixed-Criticality Networkson-Chip, Real-Time and Embedded Technology and Applications Symposium (RTAS, pp.43-49, 2017.

S. Tobuschat and R. Ernst, Real-time communication analysis for Networks-on-Chip with backpressure, Design, Automation Test in Europe Conference Exhibition, 2017.

, A:39

S. Vestal, Preemptive scheduling of multi-criticality systems with varying degrees of execution time assurance, Proceedings of the 28 th International Real-Time Systems Symposium (RTSS). IEEE, pp.239-243, 2007.

A. Zaman, Formal verification of Network-on-Chip Architecture, 2015.